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Abstract-A new successive approximation analog-to-digital conversion technique compatible with most MOS process technologies is described.
This technique combines a string of equal value diffused resistors and a binary ratioed capacitor array in a unique circuit configuration so that 12-bit monotordcity is achieved with only 8-bit ratioaccurate circuit elements. The comparator is rerdiied by a chopperstabiIized amplifier to reduce the inherently high input offset voltages of MOS ampliilers.
Typical performance characteristics taken from a sample of IC'S are presented; 12-bit monotonic conversion with differentkd nordinearity less than~LSB is completed in 50 US. The die~eal ess 10~c, is 12000 mi12.
Because of assured 12-bit monotordcity, this converter should find applications of closed-loop control systems. It seems feasible to extend this technique to 14-bit resolution for use in applications such as digital audio systems.
I. INTRODUCTION M_
OST high-resolution successive-approximation analogto-digital (A/D) converters suffer from the disadvantage that they require iV-bit ratio-accurate circuit elements to achieve i!f-bit monotonic conversion, even if IV-bit absolute accuracy is not required. As the number of bits, N, increases, the matching requirement on the circuit elements becomes tighter. One way to meet the tighter matching requirement in a monolithic integrated circuit is to increase the dimensions of the precision-ratioed elements in order to reduce the mismatch due to random edge variation caused in processing. This alternative, however, reduces the processing yield.
A second alternative is to use an on-chip trimming technique [1] . The new successive-approximation analog-to-digital conversion technique described in this paper employs a unique circuit configuration so that an N-bit monotonic conversion is attained with only K-bit (K< lV) ratio-accurate circuit elements, without requiring a large chip area or trimming. The circuit is compatible with most MOS process technologies and uses both voltage division and charge redistribution to fmd the digital equivalent of the analog input voltage. Experimental evaluation of this technique has been achieved by implementing the analog portions of a 12-bit A/D converter in an n-channel metal-gate MOS process. A 12-bit monotonic conversion is completed in 50 us. In Section II of this paper, the detailed operation of the digital-to-analog converter (DAC) that generates the binary fractions of the reference voltage is described. The MOS comparator used in the experimental chip to compare the output of the DAC with the unknown analog input is discussed in Section III. In Section IV, accuracy and speed limitations of the converter are discussed. Experimental results are given in Section V.
11, RESISTOR/CAPACITOR A/D CONVERSION TECHNIQUE
Before describing the new A/D conversion techniques in detail, some attention should be given to the various parameters that characterize an A/D converter.
These parameters are: 1) offset error; 2) gain error; 3) integral nonlinearity; 4) differential nonlinearity; and 5) monotonicity. Detailed definitions of these errors can be found in the literature [2] . Curves (A) and (C) depict the effects of nonlinearity and excessive differential nonlinearity on the ideal transfer function, respectively. nonlinearity, and monotonicity, these will be described in some detail. Curve (B) is the transfer function of an ideal converter, while curve (A) corresponds to a real converter having integral nonlinearity error. The integral nonlinearity error is defined as the maximum deviation, A, of the transfer curve of the rerd A/D converter from that of the ideal converter. This error is due to the mismatch of the components. The mismatch could be due to any combination of the following factors:
1) voltage/temperature coefficients of the components;
2) sheet resistivity/oxide thickness gradients across the chip;
3) random location of the geometrical edges deftig each component due to uncertainty in photolithography and/or processing.
Any one of these factors causes a shift in the transition voltages of the transfer curve of the A/D converter and thus produces nonlinearity.
In an ideal A/D converter any two adjacent transition voltages are separated by 1 LSB. The parameter that is usually used to describe the error in this separation is the differential nonlinearity (DNL) defined by the following equation:
where DNLi is the differential nonlinearity y at ith transition and V..i is the actual value of the ith transition voltage. For an ideal A/D converter the difference VTi+l -VTi is equal to 1 LSB; thus, the differential nonlinearity of an ideal converter is zero. For a real A/D converter, however, the component mismatch will cause VTi+~-VTi to deviate from 1 LSB and thus will introduce differential nonlinearity.
If the component mismatch is severe, VTi+l -VTi can approach zero; i.e., the (i+ l)st and ith transitions will coincide, forcing DNLi to approach 1 LSB. When the DNLi exceeds 1 LSB, the A/D converter is said to be nonmonotonic (at ith transition); see curve C in Fig, 1 , Nonmonotonicity implies that there are one (or more) missing code(s) at the output and is a major flaw for an A/D converter. Nonmonotonicity increase%quantization noise and it can also cause instability if such a converter is used in closed-loop control systems. One should note that although DNLi < *1 LSB implies monotonicity, the reverse is not The conversion proceeds as follows, with many similarities to the converter described earlier [3] . With switch SF closed, bottom plates of C'z -CK+I are connected through SB to & to sample and hold the unknown input. The voltage stored on the capacitor array at the end of the sampling period is actually Vin minus the threshold voltage of the comparator, so that this threshold is removed as a source of offset error. After opening SF, a successive-approximation search among the resistor string taps is performed to find the segment within which the stored sample iies. Then buses A and B are switched to the ends of the resistor defining this segment. Finally, capacitor bottom plates are switched in a successive-approximation sequence until the comparator input voltage converges back to the threshold voltage. The sequence of comparator outputs is a digital code corresponding to the unknown analog input, By driving the capacitor array directly from the resistor string through MOS transistor switches, there are no offset errors if enough time is allowed for the switching transients to settle. Also note that the parasitic capacitances of the MOS switches (except SF) do not cause errors because every node is driven to a final voltage which is independent of the capacitive parasitic after the switching transients have settled. The parasitic capacitance of switch SF causes offset errors which are cancelled b y techniques to be described in Section III.
Another advantage of this technique is that since the resistor string is inherently monotonic, the first M-bits obtained from the resistor string will be monotonic regardless of any resistor mismatch.
This implies that the capacitor array has to be ratio-accurate to only K-bits and still provide (M+ K)-bit monotonic conversion.
Therefore, the matching requirement on the capacitors can be relaxed, thus reducing the area and capacitance of the capacitor array which in turn increases the conversion speed. This conversion technique also provides a tradeoff between chip area and the speed of conversion.
Suppose an iV-bit monotonic conversion is required, where IV= M + K. Since the sum of l.f and K is given, this implies that for a faster conversion, K should be decreased to reduce the total circuit capacitance, and M should be increased by the same amount. However, increasing M in this fashion increases the resistor area exponentially.
Thus, for any given N, and from the speed/area tradeoff point of view, there is an optimum value for M and K.
To evaluate this technique a 12-bit A/D converter was implemented in an n-channel metal-gate MOS process. The integrated circuit chip contains the digital-to-analog converter (DAC), the MOS comparator, MOS switches, and switch drivers. To simplify our study, however, the main control logic was realized externally with standard CMOS logic gates. The inclusion of the control logic on the same chip is straightforward.
The 12-bit DAC used in the A/D converter consists of a string of 16 (M= 4) equal value diffused resistors, and an 8-bit (K= 8) binary ratioed capacitor array, and 37 MOS transistor analog switches. The resistor string with total resistance of about 9000 Q is formed during normal source-drain diffusion with average sheet resistance of 18 fl/H. The capacitors are realized between n+ diffusion and metal with thin oxide defining the capacitor. Each capacitor in the array is constructed from parallel connection of unit capacitors to improve matching.
[4]. The unit capacitor is a square with an area of 400 Emz, and has a capacitance of about 0.1 pF. The circuit could have been implemented in a single polysilicongate MOS process with an addition of an extra diffusion step to form the bottom plates of the capacitors. The resistors can be formed by diffusion or ion implantation or they can be realized as polysilicon resistors. The implementation in a double polysilicon-gate MOS process is straightforward.
Aside from area saving, the rilicon-~ate proGeiis has the adyantage of reducing the capacitance between gate and source-drain diffusions with the result that the clock feedthroughs will be reduced.
III. THE MOS COMPARATOR
The MOS comparator used in the 12-bit A/D converter is a chopper-stabilized amplifier designed to have a voltage gain in ekcess of 25000. Fig. 3 shows the schematic diagram of the comparator.
N-channel enhancement-depletion circuitry is used. High gain with assured closed-loop stability is obtained using separate feedback paths around the first and second Table I .) The operation of the comparator is as follows. Initially, MT3 is "off" and feedback switches MT1 and MT2 are "on" biasing stages one through three in the high-gain region of the transfer curves. At the same time, the first stage acquires the unknown input.
Then transistor MT1 is turned off and the clock-induced offset is simultaneously cancelled by the dummy transistor MCI. Any residual clock feedthrough is absorbed by the coupling capacitor between the first and second stages. Then MT2 is turned off and its clock feed- (2) is inversely proportioned to the coupling capacitor, the input referred offset voltage increases with decreasing CC. Therefore, the minimum value of the coupling capacitor is determined from the offset as well as Table I gives the typical measured performance data for the comparator.
IV. ACCURACY AND SPEED LIMITATIONS
The major factors that limit accuracy as well as speed of a successive-approximation A/D converter are: 1) component mismatch;
2) input offset voltage of the comparator;
3) leakage current at the input of the comparator.
These factors will be discussed in some detail in this section.
The factors whicli influence the component matching are outlined in Section II. Compared to resistors, the MOS capacitors can achieve a very low voltage coefficient (-20 ppm/V) and temperature coefficient (W25 ppm/ "C).
The resistor string can be layed out such that the differential temperature variation between any two resistors in the string is small. Common-centroid layout can also be used to minimize the mismatch due to sheet resistivit y and oxide thickness gradients.
The voltage coefficient of the resistors is caused by depletion layer perpetration into the diffused resistor due to the reverse bias voltage on the p-n junction.
The width of the depletion layer into the n-type resistor, &, varies with reverse bias voltage according to (4) where .s0 is equal to S.85 X 10-14 F/cm, eti is the relative dielectric constant of silicon, q is the electronic charge, VB is the total reverse bias voltage, and A",~ff is the effective donor concentration in an n-type resistor and is defined by
where xi is the junction depth and n(x) is the donor concentration at x #m below the surface. The voltage coefficient can be reduced by increasing the surface concentration of the n+ diffusion. Calculation and computer simulation indicate that with a surface concentration of 1020 cm-3 and Gaussian profde, the worst case error due to voltage coefficient of resistors appears at the midpoint of the resistor string. The magnitude of this error is only~LSB for a 12-bit converter using a 10-V reference voltage. Therefore, the accuracy at the 12-bit level is primarily limited by the random edge variation which can be as small as 0.2 Urn with careful processing. As mentioned before, these random variations cause mismatch between resistors and capacitors thus reducing the linearity of the converter.
In the case of the resistor string this mismatch, however large, will only cause nonlinearity without producing nonmonotonic behavior.
In the case of the capacitor array, however, if the mismatch between the capacitors defining any two adjacent transitions in the transfer curve is large enough, the two transitions will coincide causing nonmonotonicity.
As discussed in Section II, the capacitor array has to be monotonic to only K bits and still provide (M+ K)-bit monotonic conversion. For the experimental 12.bit converter, with M = 4 and K = 8, the capacitor array has to be ratio-accurate to 0.8 percent to provide 12-bit monotonic conversion. Another factor that causes resistor mismatch is the diffusion sheet resistivity gradient which will be discussed in Section V.
The input offset voltage of the comparator influences both accuracy and speed of conversion. Referring to Fig. 3 where VFT is the maximum clock feedthrough voltage (caused by capacitive coupling between gate and drain of transistor MT1; it can be cancelled by circuit techniques [6]), t-is the same constant of the array capacitance and "on" resistance of MT1 which determines the acquisition time, L is the minimum channel length for the given supply voltage to avoid drainmurce punchthmugh, and Pn is the eleetron mobility. From (6), it is apparent that a tradeoff exists between speed and accuracy. For a given L and Un, as T is reduced VFT increases. However, VFT cannot increase indefinitely.
A large VFT will force the first stage out of the range of high gain, thus reducing the voltage gain. If the time delay and the difference be- (7) where A VFT is the worst case residual clock feedthrough remaining after charge cancellation; i.e., AVFT = O.2 VFT. Thus, the larger VFT is, the larger AVFT and the larger the input offset voltage. Equation (7) thus gives the tradeoff between speed and accuracy, and is plotted in Fig. 4 with L as a parameter.
The last factor which contributes to conversion error is the reverse junction leakage current at the input of first and second stages of the comparator. This current will cause a droop in voltage at the inputs which should be less than~LSB for accurate conversion.
Since the droop rate increases with temperature, to reduce this error over the entire temperature range of interest, one should minimize the area of the parasitic junction shunting the inputs and/or increase the conversion speed. Reducing the junction area implies that the MOS feedback switch should be made smaller, which then reduces speed. Therefore, again there is a tradeoff between speed and accuracy.' The error due to leakage current becomes important at high resolution levels (> 16 bit) and high temperatures.
For the experimental chip the total capacitance of the capaci. tor array is 50 pF and one conversion takes 50 WS;thus, leak.
age currents as high as 1 nA can be tolerated. Fig. .5 shows the experimental setup to measure the performance of the 12-bit A/D converter. A slowly varying ramp is applied to the input of the A/D and a 12-bit accurate DAC is used to convert the binary output of the A/D back to an analog voltage. A precision differential amplifier is employed to obtain the difference 'between the output of the DAC and the input voltage. The output of the differential amplifier is thus the total error voltage corresponding to the experimental setup. Fig. 6 shows a typical portion of the error voltage for a 12-bit conversion.
V. EXPERIMENTAL RESULTS
The difference in slopes when switching from one resistor to the next is due to mismatch of the resis- tors caused by the diffusion sheet resistivity gradient across the chip. The mismatch due to this gradient was as high as 5 percent for two adjacent resistors. This mismatch, however, does not affect the monotonicity of the converter, as explained earlier.
The nonuniformities in Fig. 6 are mainly due to switching noise generated by the external logic. This noise, however, is not a fundamental limit.
It is due to stray inductances and capacitances of the experimental setup, and would be reduced considerably if the control logic were integrated on the chip. Fig. 7 shows the resistor tap voltage error~, These are defined as the difference between the ideal and the actual tap voltages. Curves A, B, and C each corresponds to a different direction of increase of the sheet" resistivity across the chip.
These directions are indicated, in Fig. 8 , by the arrows A, B, and C, respectively. Also shown in Fig. 7 is the standard deviation, denoted by uA~, taken over seven chips obtained from seven different wafers. The sheet resistivity gradient is a complicated function of the dynamics of the gas flow in the diffusion furnace. The effect of this gradient can be minimized by common centroid layout for resistors and/or careful processing. The die photo of tile experimental A/D converter is shown in Fig. 8 . The converter was designed for 14-bit resolution using a 10-bit (512 unit capacitors) capacitor array, as can be seen in the die photo. However, the experimental verification at the 14-bit level was not possible due to the excessive switching noise generated by the external logic.
Since the comparator was single-ended, thk noise coupled directly to the input of the comparator and overrode the input excitations lower than 2.5 mV. This is reflected as nonuniformities at bit transitions, even at the 12-bit level, as shown in Fig. 6 .
The total die area is about 12000 mi12 and a large portion of this area (about 2000 mi12) is occupied by the bonding pads required to operate the A/D converter with an external control logic. For 12-bit operation, the smallest two of the capacitors in the array were connected as a single capacitor. Table II summarizes typical performance parameters of the 12-bit converter.
With some modifications in comparator as well as layout,
14-bit monotonic conversion should be achievable in only 25
I.JS. The chip area and power consumption for a 14-bit converter is estimated not .to be too different from that of a 12-bit converter. This technique can be extended, however, to resolutions greater than 14 bits. In fact, since an 8-bit accurate (differential nonlinearity < *~LSB) A/D converter using resistor string [7] , and 10-bit accurate converter using binary weighted capacitor array [3] have been reported, an 18-bit monotonic DAC should be achievable. However, resolution of an A/D or a D/A converter using such a DAC would be limited to 15 or 16 bits by them@ noise in the comparator or the output buffer amplifier, respectively. The effect of the switching noise of the on-chip logic can be reduced using a differential comparator or output buffer amplifier, A common-mode rejection ratio of only 42 dB will reduce a 10-mV ground or supply noise below 80 ,uV which is~LSB at a 16rbit ,resolution level using 10-V reference. 
VI. CONCLUSION
Anew all-MOS A/D conversion technique has been described, which achieves 12-bit monotonic conversion with only 8-bit ratio-accurate circuit elements, due to the unique circuit configuration used. The experimental chip contains all the critical analog elements and some decoding logic. The main control logic was implemented externally with standard CMOS logic.
The converter completes a 12-bit conversion in 50 vs. It is estimated that the control logic can be integrated in an area of about 5000 milz. Since 2000 mi12 is taken up by the bonding pads required to operate the chip from an external logic, the complete converter should be integrable in an area of about 15000 mi12 using an n-channel metal-gate MOS process. The total power consumption is estimated to be less than 100 mW.
The technique can be used to fabricate an untrimmed 16-bit monotonic A/D converter. At these very high resolution levels, however, the voltage coefficient of the resistors will eventually limit the linearity of the converter. 2) high packing density with high speed comparators in the 25-50 mi12 range (I6 000-32000~mz);
3) ability to operate directly from 75 or 50 fl lines without special buffering; Manuscript receivedJune 8, 1979; revisedAugust 9, 1979 . The author is with the Solid State Technology Center, RCA Laboratories, Somerville, NJ 08876. 4) ability to incorporate additional significant high speed MOS logic on the same chip; 5) low cost potential.
While this paper describes the performance of a 20 MHz 6 bit CMOS/SOS A/D converter (expandable to 7 bit conversions with two chips), demonstrated chip size is such that 8 bit designs based on the same principles appear feasible within standard process MSI technology. The demonstrated chip size and 2-chip 7 bit performance of 0018 -9200/79 /1200 -0926 $00.75 01979 IEEE
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